Describir: Reticle Floorplanning and Simulated Wafer Dicing for Multiple-Project Wafers by Simulated Annealing