Describir: Integration Verification in System on Chips Using Formal Techniques