Describir: High-Speed VLSI Architectures for Turbo Decoders