Describir: A VLSI Architecture for Output Probability Computations of HMM-based Recognition Systems