A Dynamically Configurable Discrete Event Simulation Framework for Many-Core Chip Multiprocessors
None
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | Capítulo de libro |
| Lenguaje: | inglés |
| Publicado: |
IntechOpen
2010
|
| Materias: | |
| Acceso en línea: | https://www.intechopen.com/chapters/11537 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: A Dynamically Configurable Discrete Event Simulation Framework for Many-Core Chip Multiprocessors
- Energy Conscious Dynamic Window Scheduling of Chip Multiprocessors
- Virtualization over Multiprocessor System-on-Chip: an Enabling Paradigm for Industrial IoT
- Reconciling Event Structures with Modern Multiprocessors
- Theoretical complexity analysis of many-cores on a single chip
- Energy-efficient Non Uniform Last Level Caches for Chip-multiprocessors Based on Compression
- HEP-BNN: A Framework for Finding Low-Latency Execution Configurations of BNNs on Heterogeneous Multiprocessor Platforms