Reduced Logic and Low-Power FFT Architectures for Embedded Systems
None
Guardado en:
| Autores principales: | , , |
|---|---|
| Formato: | Capítulo de libro |
| Lenguaje: | inglés |
| Publicado: |
IntechOpen
2011
|
| Materias: | |
| Acceso en línea: | https://www.intechopen.com/chapters/15160 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: Reduced Logic and Low-Power FFT Architectures for Embedded Systems
- Fully Systolic FFT Architectures for Giga-Sample Applications
- Towards a Reconfigurable FFT: Application to Digital Communication Systems
- A Low-Latency FFT-IFFT Cascade Architecture
- Fault Diagnosis of Induction Motors Based on FFT
- Low Specific Power Wind Turbines for Reduced Levelized Cost of Energy
- Development of Energy Efficiency Aware Applications Using Commercial Low Power Embedded Systems