An FPGA Implementation of HW/SW Codesign Architecture for H.263 Video Coding

None

Guardado en:

Detalles Bibliográficos
Autores principales:	Atitallah, A. Ben, Kadionik, P., Ghozzi, F., P.Nouel, Masmoudi, N., Levi, H.
Formato:	Capítulo de libro
Lenguaje:	inglés
Publicado:	IntechOpen 2011
Materias:	Physical Sciences, Engineering and Technology
Acceso en línea:	https://www.intechopen.com/chapters/15744
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares: An FPGA Implementation of HW/SW Codesign Architecture for H.263 Video Coding

Vista rápida
HW/SW Codesign for Robust and Efficient Binarized SNNs by Capacitor Minimization
Vista rápida
HW/SW Implementation of MiRitH on Embedded Platforms
Vista rápida
FADEC: FPGA-based Acceleration of Video Depth Estimation by HW/SW Co-design
Vista rápida
Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
Vista rápida
Particle Swarm Optimization for HW/SW Partitioning
Vista rápida
Integrating HW/SW Functionality for Flexible Wireless Radio
Vista rápida
A Variable Vector Length SIMD Architecture for HW/SW Co-designed Processors
Vista rápida
Influence of HW-SW-Co-Design on Quantum Computing Scalability
Vista rápida
Leveraging the HW/SW Optimizations and Ecosystems that Drive the AI Revolution
Vista rápida
SoftFlow: Automated HW-SW Confidentiality Verification for Embedded Processors
Vista rápida
HW/SW Framework for Improving the Safety of Implantable and Wearable Medical Devices
Vista rápida
MiCoPro: End-to-End Mixed Precision HW/SW Co-design with HW-aware Proxy Model
Vista rápida
Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI
Vista rápida
Code-based Cryptography in IoT: A HW/SW Co-Design of HQC
Vista rápida
Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark
Vista rápida
TriGen: NPU Architecture for End-to-End Acceleration of Large Language Models based on SW-HW Co-Design
Vista rápida
LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale
Vista rápida
HW-SW Optimization of DNNs for Privacy-preserving People Counting on Low-resolution Infrared Arrays
Vista rápida
HW/SW Co-design for Reliable TCAM-based In-memory Brain-inspired Hyperdimensional Computing
Vista rápida
An Open-Source HW-SW Co-Development Framework Enabling Efficient Multi-Accelerator Systems
Vista rápida
HW/SW Co-design of a PCM/PWM converter: a System Level Approach based in the SpecC Methodology
Vista rápida
DxPTA: An Architecture Design Space Exploration with Optical Dataflow-guided Strategy for HW/SW Co-Design of Photonic Transformer Accelerators
Vista rápida
On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators
Vista rápida
Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Accelerators