High-Speed Architecure Based on FPGA for a Stereo-vision Algorithm
None
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | Capítulo de libro |
| Lenguaje: | inglés |
| Publicado: |
IntechOpen
2011
|
| Materias: | |
| Acceso en línea: | https://www.intechopen.com/chapters/16471 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: High-Speed Architecure Based on FPGA for a Stereo-vision Algorithm
- Semantic Communication-Enabled Cloud-Edge-End-collaborative Metaverse Services Architecure
- Stereovision Algorithm to be Executed at 100Hz on a FPGA-Based Architecture
- A High-Precision Calibration Method for Stereo Vision System
- Highly-Multiplexed Superconducting Detector Readout: Approachable High-Speed FPGA Design
- Stereo Vision and Scene Segmentation
- Real-Time Stereo Vision Applications