Formal Foundations for the Generation of Heterogeneous Executable Specifications in SystemC from UML/MARTE Models
None
Guardado en:
| Autores principales: | , , |
|---|---|
| Formato: | Capítulo de libro |
| Lenguaje: | inglés |
| Publicado: |
IntechOpen
2012
|
| Materias: | |
| Acceso en línea: | https://www.intechopen.com/chapters/29211 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: Formal Foundations for the Generation of Heterogeneous Executable Specifications in SystemC from UML/MARTE Models
- Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
- A RISC-V SystemC-TLM simulator
- On Simulation of Power Systems and Microgrid Components with SystemC-AMS
- A Parallel SystemC Virtual Platform for Neuromorphic Architectures
- Simulation-based Verification of SystemC-based VPs at the ESL
- A Formalism-Aware Reward Loop for Handwritten UML-to-PlantUML Generation