Synthesis and VHDL Implementation of Fuzzy Logic Controller for Dynamic Voltage and Frequency Scaling (DVFS) Goals in Digital Processors
None
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Book Chapter |
| Language: | English |
| Published: |
IntechOpen
2012
|
| Subjects: | |
| Online Access: | https://www.intechopen.com/chapters/34214 |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Synthesis and VHDL Implementation of Fuzzy Logic Controller for Dynamic Voltage and Frequency Scaling (DVFS) Goals in Digital Processors
- VHDL for logic synthesis /
- Embedded SOPC design with NIOS II processor and VHDL examples /
- ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
- SparseDVFS: Sparse-Aware DVFS for Energy-Efficient Edge Inference
- VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation
- HiDVFS: Hierarchical Multi-Agent DVFS for Real-Time OpenMP DAG Workloads