Video Encoder Implementation on Tilera's TILEPro64TM Multicore Processor
None
Guardado en:
| Autores principales: | , , |
|---|---|
| Formato: | Capítulo de libro |
| Lenguaje: | inglés |
| Publicado: |
IntechOpen
2013
|
| Materias: | |
| Acceso en línea: | https://www.intechopen.com/chapters/41217 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: Video Encoder Implementation on Tilera's TILEPro64TM Multicore Processor
- Simulated Quenching for Cancellation of Non-Linear Multi-Antennas Coupling
- Software-Hardware Evolution and birth of Multicore Processors
- Muntjac -- Open Source Multicore RV64 Linux-capable SoC
- A matrix math facility for Power ISA(TM) processors
- Scheduling Garbage Collection for Energy Efficiency on Asymmetric Multicore Processors
- Architecture-Aware Configuration and Scheduling of Matrix Multiplication on Asymmetric Multicore Processors