Highly Energy-Efficient On-Chip Pulsed-Current-Mode Transmission Line Interconnect

None

Guardado en:

Detalles Bibliográficos
Autores principales:	Maekawa, Tomoaki, Amakawa, Shuhei, Ito, Hiroyuki, Ishihara, Noboru, Masu, Kazuya
Formato:	Capítulo de libro
Lenguaje:	inglés
Publicado:	IntechOpen 2010
Materias:	Physical Sciences, Engineering and Technology
Acceso en línea:	https://www.intechopen.com/chapters/6500
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares: Highly Energy-Efficient On-Chip Pulsed-Current-Mode Transmission Line Interconnect

Vista rápida
A Thru-Only De-Embedding Method Foron-Wafer Characterization of Multiport Networks
Vista rápida
Electromagnetic Waves Generated by Line Current Pulses
Vista rápida
Current pulse generator: A circuit for programming RRAM in current mode
Vista rápida
3D-Printed Dielectric Image Lines towards Chip-to-Chip Interconnects for subTHz-Applications
Vista rápida
On-Chip Interconnects of RFICs
Vista rápida
Electrodynamics of Multiconductor Transmission-line Theory with Antenna Mode
Vista rápida
Data-driven Protection of Transformers, Phase Angle Regulators, and Transmission Lines in Interconnected Power Systems
Vista rápida
Low-Energy Line Codes for On-Chip Networks
Vista rápida
Pulse Current Auxiliary Sintering
Vista rápida
Mode-Locked Fibre Lasers with High-Energy Pulses
Vista rápida
Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey
Vista rápida
Impact of On-Chip Interconnect on In-Memory Acceleration of Deep Neural Networks
Vista rápida
Scaling Out Chip Interconnect Networks with Implicit Sequence Numbers
Vista rápida
Empirical Mixing Model for the Electromagnetic Compatibility Analysis of On-Chip Interconnects
Vista rápida
Redesigning Photonic Interconnects with Silicon-on-Sapphire Device Platform for Ultra-Low-Energy On-Chip Communication
Vista rápida
C2C-Explorer: An Exploration Framework for Chip-to-Chip Interconnect Architectures in LLM Cloud Computing Systems
Vista rápida
Synthesizing Brain-Network-Inspired Interconnections for Large-Scale Network-on-Chips
Vista rápida
Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging
Vista rápida
Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors
Vista rápida
Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical
Vista rápida
Demonstrating BrainScaleS-2 Inter-Chip Pulse-Communication using EXTOLL
Vista rápida
Pulsed Electric Current Sintering of Transparent Alumina Ceramics
Vista rápida
relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
Vista rápida
Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI